選択資料から書架並びで前後20冊ずつを表示します。
Advanced semiconductor devices : proceedings of the 2006 Lester Eastman Conference, Cornell, Ithaca, NY, USA, 26 August 2006 / editors, Michael S. Shur, Paul Maki, James Kolodzey
書庫2階
On-chip inductance in high speed integrated circuits / Yehea I. Ismail, Eby G. Friedman
書庫2階
Analysis and solutions for switching noise coupling in mixed-signal ICs / by Xavier Aragonès, José Luis González and Antonio Rubio
書庫2階
Principles of verifiable RTL design : a functional coding style supporting verification processes in Verilog / Lionel Bening and Harry Foster
書庫2階
Correct hardware design and verification methods : IFIP WG10.2 Advanced Research Working Conference, CHARME '93, Arles, Frances [sic], May 24-26, 1993 : proceedings / George J. Milne, Laurence Pierre (eds.)
: gw
書庫2階
Correct hardware design and verification methods : IFIP WG 10.5 Advanced Research Working Conference, CHARME '95, Frankfurt/Main, Germany, October 2-4, 1995 : proceedings / Paolo E. Camurati, Hans Eveking (eds.)
書庫2階
Correct hardware design and verification methods : 10th IFIP WG 10.5 Advanced Research Working Conference, CHARME '99, Bad Herrenalb, Germany, September 27-29, 1999 : proceedings / Laurence Pierre, Thomas Kropf (eds.)
書庫2階
Correct hardware design and verification methods : 11th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2001, Livingston, Scotland, UK, September 4-7, 2001 : proceedings / Tiziana Margaria, Tom Melham (eds.)
書庫2階
Mixed signal VLSI wireless design : circuits and systems / Emad N. Farag and Mohamed I. Elmasry
書庫2階
Formal hardware verification : methods and systems in comparison / Thomas Kropf (ed.)
書庫2階
Symbolic simulation methods for industrial formal verification / Robert B. Jones
書庫2階
Cross-talk noise immune VLSI design using regular layout fabrics / Sunil P. Khatri, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
書庫2階
Timing optimization through clock skew scheduling / Ivan S. Kourtev, Baris Taskin, Edy G. Friedman
書庫2階
Practical problems in VLSI physical design automation / Sung Kyu Lim
: hbk
書庫2階
Integrated circuit design : power and timing modeling, optimization and simulation : 10th International Workshop, PATMOS 2000, Göttingen, Germany, September 13-15, 2000 : proceedings / Dimitrios Soudris, Peter Pirsch, Erich Barke (eds.)
書庫2階